industrial temperature range idt74fct3244/a 3.3v cmos octal buffer/line driver 1 november 2000 industrial temperature range the idt logo is a registered trademark of integrated device technology, inc. ? 2000 integrated device technology, inc. dsc-2779/12 features: ? 0.5 micron cmos technology ? esd > 2000v per mil-std-883, method 3015; > 200v using machine model (c = 200pf, r = 0) ?v cc = 3.3v 0.3v, normal range ?v cc = 2.7v to 3.6v, extended range ? cmos power levels (0.4 w typ. static) ? rail-to-rail output swing for increased noise margin ? available in qsop, soic, ssop, and tssop packages functional block diagram idt74fct3244/a 3.3v cmos octal buffer/line driver description: the fct3244/a octal buffer/line drivers are built using advanced dual metal cmos technology. these high-speed, low-power buffers are designed to be used as memory data and address drivers, clock drivers, and bus-oriented transmitter/receivers. the three-state controls are designed to operate these devices in a dual-nibble or single-byte mode. all inputs are designed with hysteresis for improved noise margin. 1 y 1 1 y 2 1 y 3 1 y 4 1 a 1 1 a 2 1 a 3 1 a 4 1 oe 2 oe 2 a 1 2 a 2 2 a 3 2 a 4 2 y 1 2 y 2 2 y 3 2 y 4 1 2 4 6 8 18 16 14 12 19 11 13 15 17 9 7 5 3
industrial temperature range 2 idt74fct3244/a 3.3v cmos octal buffer/line driver symbol parameter (1) conditions typ. max. unit c in input capacitance v in = 0v 3.5 6 pf c out output capacitance v out = 0v 4 8 pf capacitance (t a = +25c, f = 1.0mhz) note: 1. this parameter is measured at characterization but not tested. symbol description max unit v term (2) terminal voltage with respect to gnd ?0.5 to +4.6 v v term (3) terminal voltage with respect to gnd ?0.5 to +7 v v term (4) terminal voltage with respect to gnd ?0.5 to v cc +0.5 v t stg storage temperature ?65 to +150 c i out dc output current ?60 to +60 ma notes: 1. stresses greater than those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect reliability. 2. v cc terminals. 3. input terminals. 4. outputs and i/o terminals. absolute maximum ratings (1) pin names description x oe 3?state output enable inputs (active low) x a x data inputs x y x 3-state outputs pin description note: 1. h = high voltage level x = don?t care l = low voltage level z = high impedance function table (1) inputs outputs x oe xax xyx ll l lh h hx z pin configuration soic/ ssop/ qsop/ tssop top view 5 6 7 8 9 10 1 2 3 4 20 19 18 17 16 15 14 13 12 11 gnd a 1 y 4 a 2 1 oe y 3 a 3 y 2 a 4 y 1 1 y 2 a 1 y 2 a 1 y 2 a 1 y 2 a vcc 1 2 oe 4 2 3 3 2 4 1 1 2 1 2 1 2 1 2
industrial temperature range idt74fct3244/a 3.3v cmos octal buffer/line driver 3 symbol parameter test conditions (1) min. typ. (2) max. unit v ih input high level (input pins) guaranteed logic high level 2 ? 5.5 v input high level (i/o pins) 2 ? vcc+0.5 v il input low level guaranteed logic low level ?0.5 ? 0.8 v (input and i/o pins) i ih input high current (input pins) v cc = max. v i = 5.5v ? ? 1a input high current (i/o pins) v i = v cc ?? 1 i il input low current (input pins) v i = gnd ? ? 1 input low current (i/o pins) v i = gnd ? ? 1 i ozh high impedance output current v cc = max. v o = v cc ?? 1a i ozl (3-state output pins) v o = gnd ? ? 1 v ik clamp diode voltage v cc = min., i in = ?18ma ? ?0.7 ?1.2 v i odh output high current v cc = 3.3v, v in = v ih or v il , v o = 1.5v (3) ?36 ?60 ?110 ma i odl output low current v cc = 3.3v, v in = v ih or v il , v o = 1.5v (3) 50 90 200 m a v oh output high voltage v cc = min. i oh = ?0.1ma v cc ?0.2 ? ? v v in = v ih or v il i oh = ?3ma 2.4 3 ? v cc = 3v i oh = ?8ma 2.4 (5) 3? v in = v ih or v il v ol output low voltage v cc = min. i ol = 0.1ma ? ? 0.2 v v in = v ih or v il i ol = 16ma ? 0.2 0.4 i ol = 24ma ? 0.3 0.55 v cc = 3v i ol = 24ma 0.3 0.5 v in = v ih or v il i os short circuit current (4) v cc = max., v o = gnd (3) ?60 ?135 ?240 ma v h input hysteresis ? ? 150 ? mv i ccl quiescent power supply current v cc = max., v in = gnd or v cc ? 0.1 10 a i cch i ccz dc electrical characteristics over operating range following conditions apply unless otherwise specified: industrial: t a = -40c to +85c, v cc = 2.7v to 3.6v notes: 1. for conditions shown as min. or max., use appropriate value specified under electrical characteristics for the applicable dev ice type. 2. typical values are at v cc = 3.3v, +25c ambient and maximum loading. 3. not more than one output should be tested at one time. duration of the test should not exceed one second. 4. this parameter is guaranteed but not tested. 5. v oh = v cc - 0.6v at rated current.
industrial temperature range 4 idt74fct3244/a 3.3v cmos octal buffer/line driver notes: 1. for conditions shown as min. or max., use appropriate value specified under electrical characteristics for the applicable dev ice type. 2. typical values are at v cc = 3.3v, +25c ambient. 3. per ttl driven input. all other inputs at v cc or gnd. 4. this parameter is not directly testable, but is derived for use in total power supply calculations. 5. values for these conditions are examples of i cc formula. these limits are guaranteed but not tested. 6. i c = i quiescent + i inputs + i dynamic i c = i cc + i cc d h n t + i ccd (f cp n cp /2 + fini) i cc = quiescent current (i cc , i cch , and i ccz ) i cc = power supply current for a ttl high input d h = duty cycle for ttl inputs high n t = number of ttl inputs at d h i ccd = dynamic current caused by an input transition pair (hlh or lhl) f cp = clock frequency for register devices (zero for non-register devices) n cp = number of clock inputs at f cp fi = input frequency ni = number of inputs at fi power supply characteristics symbol parameter test conditions (1) min. typ. (2) max. unit i cc quiescent power supply current v cc = max. v in = v cc - 0.6v ? 2 30 a i ccd dynamic power supply v cc = max. v in = v cc ?6085 a/ current (4) outputs open v in = gnd mhz x oe = gnd one input toggling 50% duty cycle i c total power supply current (6) v cc = max. v in = v cc ? 0.6 0.9 ma outputs open v in = gnd f i = 10mhz 50% duty cycle v in = v cc - 0.6v ? 0.6 0.9 x oe = gnd v in = gnd one bit toggling v cc = max. v in = v cc ? 1.2 1.7 (5) outputs open v in = gnd f i = 2.5mhz 50% duty cycle v in = v cc - 0.6v ? 1.2 1.8 (5) x oe = gnd v in = gnd eight bits toggling notes: 1. propagation delays and enable/disable times are with v cc = 3.3v 0.3v, normal range. for v cc = 2.7v to 3.6v, extended range, all propagation delays and enable/ disable times should be degraded by 20%. 2. see test circuit and waveforms. 3. minimum limits are guaranteed but not tested on propagation delays. 74fct3244 74fct3244a symbol parameter condition (2) min. (3) max. min. (3) max. unit t plh propagation delay c l = 50pf 1.5 6.5 1.5 4.8 ns t phl xax to xyx r l = 500 t pzh output enable time 1.5 8 1.5 6.2 ns t pzl t phz output disable time 1.5 7 1.5 5.6 ns t plz switching characteristics over operating range (1)
industrial temperature range idt74fct3244/a 3.3v cmos octal buffer/line driver 5 pulse generator r t d.u.t. v cc v in c l v out 50pf 500 500 open gnd 6v 3v 1.5v 0v 3v 1.5v 0v 3v 1.5v 0v 3v 1.5v 0v data input timing input asynchronous control preset clear etc. synchronous control t su t h t rem t su t h preset clear clock enable etc. high-low-high pulse low-high-low pulse t w 1.5v 1.5v same phase input transition 3v 1.5v 0v 1.5v v oh t plh output opposite phase input transition 3v 1.5v 0v t plh t phl t phl v ol control input 3v 1.5v 0v 3v 0v output normally low output normally high switch 6v switch gnd v ol 0.3v 0.3v t plz t pzl t pzh t phz 3v 0v 1.5v 1.5v enable disable v oh test circuits and waveforms propagation delay test circuits for all outputs enable and disable times set-up, hold, and release times pulse width notes: 1. diagram shown for input control enable-low and input control disable-high. 2. pulse generator for all pulses: rate 1.0mhz; z o 50 ; t f 2.5ns; t r 2.5ns. 3. if vcc is below 3v, input voltage swings should be adjusted not to exceed vcc. test switch open drain disable low 6v enable low disable high gnd enable high all other tests open switch position definitions: c l = load capacitance: includes jig and probe capacitance. r t = termination resistance: should be equal to z out of the pulse generator.
industrial temperature range 6 idt74fct3244/a 3.3v cmos octal buffer/line driver ordering information idt xx device type x package temp. range x family so sog py pyg q qg pg 244 244a small outline ic soic - green shrink small outline package ssop - green quarter-size small outline package qsop - green thin shrink small outline package octal buffer/line driver 74 - 40c to +85c 3 3.3 volt fct xx corporate headquarters for sales: for tech support: 6024 silver creek valley road 800-345-7015 or 408-284-8200 logichelp@idt.com san jose, ca 95138 fax: 408-284-2775 www.idt.com
|
